

A Five-Level Switched-Capacitor H-Bridge Multilevel Inverter with Boosted Output and Reduced Component Count

Vijay Gound^{*1}, Sandeep Wasnik², Balram Yadav³

^{*1} M.Tech Student, School of Electrical & Electronics Engineering, Scope Global Skills University, Bhopal, M.P.,
Vijaygound1999@gmail.com¹

² Assistant Professor, School of Electrical & Electronics Engineering, Scope Global Skills University, Bhopal, M.P.
Sandeepwasnik171099@gmail.com²

³ HOS, School of Electrical & Electronics Engineering, Scope Global Skills University, Bhopal, M.P.
balram@sgsuuniversity.ac.in³

ABSTRACT:

Multilevel inverters have a significant advantage over two-level inverters, including lower dv/dt , less electromagnetic interference, improved harmonic performance and reduced output filter size. NPC inverter, FC inverter and CHB inverters are three of the earliest well-established inverter topologies that have been around for a long time. These conventional topologies each have their own set of advantages and disadvantages. In the case of NPC and FC suffer the capacitor voltage balancing issues and require a complex control strategy to balance the capacitor voltage. Six unidirectional switches, one diode, and one capacitor with a PV source are used. In this topology, a leg of the switched capacitor is cascaded with the H-bridge structure. The capacitor (C) is charged to the DC input voltage of VDC. The proposed inverter generates different output levels of 0, $\pm V_{DC}$, and $\pm 2V_{DC}$. It archive five-voltage level at the output terminal and generates boost output voltage with levels of +200V, +100V, 0, -100V and -200V.

1. INTRODUCTION

Various types of power converter families have been developed. Inverters are among the most essential converters for converting direct current to high-quality alternating current. The inverters families are classified into two main categories: two-level inverters and MLIs.




Figure 1: Simulink Model of the system

Until the late 1980s, traditional two-level inverters were the industry norm. The advancements in power electronic switches, such as IGBT and MOSFET and their associated cost reductions have accelerated research on MLI architectures. In order to connect these sources to the distribution grid and/or local loads. Basic application of proposed work shown in Figure 1. Various types of power converter families have been developed. Inverters are among the most essential converters for converting direct current to high-quality alternating current. The inverters families are classified into two main categories: two-level inverters and MLIs. Until the late 1980s, traditional two-level inverters were the industry norm. The advancements in power electronic switches, such as IGBT and MOSFET and their associated cost reductions have accelerated research on MLI architectures.

2. MODELLING OF SYSTEM MODEL

MLIs enjoy a huge upper hand more than two-level inverters, including lower dv/dt , less electromagnetic obstruction, worked on symphonious execution and diminished yield channel size. NPC inverter, FC inverter and CHB inverters are three of the earliest deeply grounded inverter geographies that have been around for quite a while. These conventional topologies each have their own set of advantages and disadvantages. On account of NPC and FC experience the capacitor voltage adjusting issues and require a complicated control procedure to adjust the capacitor voltage. The quantity of bracing diodes and capacitors required increments as the voltage levels increment. To combine a multistep voltage waveform, Separate dc sources are expected for the CHB inverter and thus, the voltage gain in every one of the traditional geographies is restricted to one. To address these challenges, the idea of exchanged DC source and diminished gadget build up to boost the voltage level have been researched, as they give a minimized engineering that lessens the frameworks cost and control intricacy. Existing geographies have the issue of voltage supporting capacities. Novel geographies in view of an Exchanged Capacitor (SC) are being explored to improve supporting capacity and fundamentally decrease the quantity of gadgets further.




Figure 2 Five Level Boosting Inverter Topology

Figure 2 shows the proposed five-level supporting inverter geography. The circuit geography of the proposed 5-Level inverter for a matrix associated PV framework is portrayed in figure 2. Six unidirectional switches, one diode, and one

capacitor with a PV source are utilized. In this geography, a leg of the exchanged capacitor is flowed with the H-span structure. The capacitor (C) is charged to the DC input voltage of VDC. The proposed inverter produces different result levels of 0, $\pm V_{DC}$, and $\pm 2V_{DC}$.

3. OPERATION OF PROPOSED BOOST INVERTER

Table 1 illustrates the charging and discharging operational modes as well as the parallel and series path of the capacitor for the suggested 5-Level inverter for grid-connected PV power generation. It is important to note that the power switches' ON

Table 1: Switching table of proposed boost inverter

| Switching State | V_{ab} | Power Switches | | | | | | Capacitors (C) |
|-----------------|------------|----------------|-------------|-------|-------------|-------|-------------|----------------|
| | | S_1 | \bar{S}_1 | S_2 | \bar{S}_2 | S_3 | \bar{S}_3 | |
| μ_1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | Δ |
| μ_2 | $+V_{DC}$ | 1 | 0 | 0 | 1 | 1 | 0 | Δ |
| μ_3 | $+2V_{DC}$ | 0 | 1 | 0 | 1 | 1 | 0 | ∇ |
| μ_4 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | Δ |
| μ_5 | $-V_{DC}$ | 1 | 0 | 1 | 0 | 0 | 1 | Δ |
| μ_6 | $-2V_{DC}$ | 0 | 1 | 1 | 0 | 0 | 1 | ∇ |

and OFF states are represented by the numbers 1 and 0. " Δ " and " ∇ " denote the capacitor 'C's charging and discharging modes. The resistive burden and inductive burden current ways are shown in blue and red, separately, while the way by means of which capacitors are charged is portrayed in green.

DESIGNING OF PV WITH MPPT MODEL SELF-BALANCING MECHANISMS OF CAPACITOR




Figure 3 Simulation Model

Figure 3 shows the charging and releasing of the capacitor “C” at voltages level of 0, $\pm V_{DC}$ and $\pm 2V_{DC}$ respectively. Switches are used to charge the capacitor in parallel with the input supply voltage (V_{DC}). When it is connected in series with the load, it releases its stored energy. A few charging lengths of the capacitor happen during one pattern of the result voltage and capacitor voltages can powerfully keep up with the source voltage, with some voltage swells. This feature enables automatic balancing of the capacitor voltage. Capacitance discharge values are dependent on the load, the longest discharge time and the load power factor. Figure 3 shows the complete simulation of proposed boost multilevel inverter. The boost converter is a medium of power transmission to perform energy absorption and injection from solar panel to grid-tied inverter. The course of energy retention and infusion in support converter is performed by a blend of four parts which are inductor, electronic switch, diode and result capacitor. The process of energy absorption and injection will constitute a switching cycle. In other word, the typical result voltage is constrained by the turning on and off time span. At steady exchanging recurrence, adjusting the on and off duration of the switch is called pulse-width-modulation (PWM) switching. The switching duty cycle, k is defined as the ratio of the on duration to the switching time period. The energy absorption and injection with the relative length of switching period will operate the converter in two different modes known as continuous conduction mode (CCM) and discontinuous conduction mode (DCM).

4. SIMULATION RESULTS

The results of proposed five-level structure are validated in MATLAB/Simulink environment. Table 2 displays the simulation parameters of the suggested work. The simulation result obtained under steady state and dynamic circumstances.

Table 2: Simulation parameters

| Parameter | Specification |
|---------------------|------------------------|
| DC source (VDC) | 100V |
| Output frequency | 50Hz |
| switching frequency | 10kHz |
| Capacitor | 4200uF |
| R load | 50 Ω |
| RL-Load | R=50 Ω ,L=100mH |




Figure 4: Output voltage and current with resistive load

Figure 4 shows the heap voltage and burden current with resistive heap of 50 Ohm. It documents five-voltage level at the result terminal and creates support yield voltage with levels of +200V, +100V, 0, - 100V and - 200V.




Figure 5: Capacitor voltage

Figure 5 shows the capacitor voltage with very less ripple voltage. Proposed five level inverter operates with boosting capabilities and balance the capacitor voltage at the input DC voltage 100V. Figure 6 shows the dynamic response of the proposed multilevel inverter. In this intense the resistive load change from 100 Ohm to 50 Ohm at the time of 0.5 sec. It tends to be plainly seen that the result voltage has not change right now but rather yield current has been multiplied as of now. Its changes from 2A to the 4 A after doing half of the resistive load.




Figure 6: Output voltage and current

5. CONCLUSION

Blowers, transports, smashers, heater blowers, crushing factories, siphons, moving plants, mining lifts, and other present day modern burdens are working with high voltages and power. Due to their drawbacks, which include the need for a greater number of power switches at higher di/dt and dv/dt ratings, conventional VSIs are no longer the preferred choice for high power applications. MLI's numerous advantages, including reduced THD, reduced EMI, and reduced switching device stresses, were recognized by a large number of power electronic researchers. As a result, MLI applications are expanding to include things like uninterrupted power supply (UPS), flexible AC transmission system (FACTS), the conversion of solar and wind energy, fuel cell and electric vehicles, and so on.

Over the past four decades, numerous MLI topologies that are suitable for various high power and voltage applications have been developed by researchers.

REFERENCES:

- [1] Y. Q. Wang Y. S. Yuan G. Li Y. M. Ye K. W. Wang and J. Liang "A T-type switched-capacitor multilevel inverter with low voltage stress and self-balancing" IEEE Transactions on Circuits and Systems I: Regular Papers vol. 68 no. 5 pp. 2257-2270 May 2021.
- [2] Ruijie Sun, Yuanmao Ye and Xiaolin Wang, "A Novel Five-Level Boosting Inverter With Self- Balancing Switched-Capacitor for Electric Vehicles", 8th International Conference on Power Electronics Systems and Applications (PESA), IEEE 2020.
- [3] Y. Q. Wang Y. S. Yuan G. Li T. J. Chen K. W. Wang and J. Liang "A generalized multilevel inverter based on T-type switched capacitor module with reduced devices" Energies vol. 13 no. 17 pp. 4406 Aug. 2020.
- [4] S. Habib M. M. Khan F. Abbas A. Ali M. T. Faiz F. Ehsan et al. "Contemporary trends in power electronics converters for charging solutions of electric vehicles" CSEE Journal of Power and Energy Systems vol. 6 no. 4 pp. 911-929 Dec. 2020.
- [5] P. Wang S. J. Ma S. Akram K. Zhou Y. D. Chen and M. T. Nazir "Design of archimedes spiral antenna to optimize for partial discharge detection of inverter fed motor insulation" IEEE Access vol. 8 pp. 193202-193213 Nov. 2020.
- [6] J. Zeng W. J. Lin D. H. Cen and J. F. Liu "Novel K-type multilevel inverter with reduced components and self-balance" IEEE Journal of Emerging and Selected Topics in Power Electronics vol. 8 no. 4 pp. 4343-4354 Dec. 2020.
- [7] W. J. Lin J. Zeng J. F. Liu Z. X. Yan and R. J. Hu "Generalized symmetrical step-up multilevel inverter using crisscross capacitor units" IEEE Transactions on Industrial Electronics vol. 67 no. 9 pp. 7439-7450 Sep. 2020.
- [8] K. P. Panda P. R. Bana and G. Panda "A switched-capacitor self-balanced high-gain multilevel inverter employing a single DC source" IEEE Transactions on Circuits and Systems II: Express Briefs vol. 67 no. 12 pp. 3192-3196 Dec. 2020.
- [9] M. Ghodsi and S. M. Barakati "New generalized topologies of asym-metric modular multilevel inverter based on six-switch H-bridge" Inter-national Journal of Circuit Theory and Applications vol. 48 no. 5 pp. 789-808 May 2020.